


Q1:

A) Draw a complete high level architecture of a 3- Bus SRC processor. (6 marks)




SIS

B) Write the concrete RTN of the following instructions assuming 3- Bus system:

i. shc

(4 marks)

$T_0 - T_4$ Fetch
 T_1 $n \leftarrow IR[4-0]$
 T_2 $(n=0) (n \leftarrow R[R] \ll 4, 0)$
 T_3 $SH(1) (n \neq 0) \rightarrow 0 @ R[ra] \rightarrow R[ra] \ll 1 \rightarrow R[ra] \ll 1; n \leftarrow n-1; \text{shr } 1$
 $R[32] @ R[32] \leftarrow R[32-1]$
 T_5 $R[ra] \leftarrow R[ra]$



* Control
Same
as
Page 4

2

ii. st

(4 marks)

$T_0 - T_4$ Fetch
 T_1 $MD \leftarrow R[ra]$
 T_2 $MA \rightarrow (rba=0 \rightarrow 0; rd \neq 0 \rightarrow R[rd]) : MEMA] \leftarrow MD;$

$R[ra] \rightarrow R[ra] \rightarrow MD_{bus}$

$R[rd] \rightarrow MA_{in} \rightarrow MD_{wr}$
End

12

** Fetch instruction

T_0 $MA \leftarrow PC : PC \leftarrow PC+4 : MD \leftarrow MEMA]$

T_1 $IR \leftarrow MD$

$PC_{out} \rightarrow MD_{in} \rightarrow INC$

$PC_{in} \rightarrow MD_{rd}$

$MD_{out} \rightarrow IR_{in}$

C) Assuming that you are using 2-Bus System:

- i. Write the concrete RTN of shc instruction using the 2-Bus system assuming that the value of n is $(00101)_2$ (4 marks)

$n = 5$

T_0 $MA \leftarrow PC$
 T_1 $MD \leftarrow MEM[MA]; PC \leftarrow PC + 4$
 T_2 $IR \leftarrow MD$
 T_3 $D \leftarrow IR \ll 4$
 T_4 $n = 0 \text{ } (0 \leftarrow R[IR] \ll 4)$

T_5 $\text{shc } (n = 0);$
 T_6 $R[6] \leftarrow R[6]$

Same as page 3

$n \leftarrow n - 1; \text{shc}$



$PC_{out} \rightarrow R = B, MA_{in}$
 $MD_{in} \rightarrow PC_{out}, PC_{in}, INC, \text{Addr}$
 $MD_{out} \rightarrow R = B, IR_{in}$
 $IR_{out} \rightarrow ID$
 $GR \rightarrow R_{out}, ID$
 $GR \rightarrow R_{out}, \text{shc}, \text{Deer}, \text{GR}_{in}$
 $GR \rightarrow R_{out}, R = B, \text{GR}_{in}$

$CPI = 6 + 5 = 11$
 (6 is for other, 5 is for steps T_5)



$R[32] @ R[31-n] \text{ } \#R[31] @ R[32]$

ii. Given the following delays :

(8 marks)

Delay name	Value of the delay
Gate (Buffer) delay time	5 ns
Bus delay time	5 ns
Logic delay time	14 ns
Flip-Flop (Latch) delay	3 ns


Assuming that the worst case delay can be estimated as the maximum delay of the instructions in step T_0 . Calculate the frequency of both 2-Bus and 3-Bus systems?

2-Bus

3-Bus

$T_0 \quad MA \leftarrow PC$

$T_0 \quad MA \leftarrow PC : PC \leftarrow PC + 4 : MD \leftarrow M[MA]$



Buffer \rightarrow Bus \rightarrow ALU \rightarrow Bus \rightarrow latch

Buffer \rightarrow Bus \rightarrow latch \rightarrow ALU \rightarrow Bus \rightarrow latch

$$T = d_{bus} + d_{bus} + d_{alg} + d_{bus} + d_{latch}$$

$$T = d_{bus} + d_{bus} + d_{latch} + d_{alg} + d_{bus} + d_{latch}$$

$$= 5 + 5 + 14 + 5 + 3 = 32$$

$$= 5 + 5 + 3 + 14 + 5 + 3 = 35$$

$$F = \frac{1}{T} = \frac{1}{32} = 0.03125 \text{ ns}$$

$$F_{req} = \frac{1}{T} = \frac{1}{35} = 0.02857 \text{ ns}$$

- iii. Using the information given in part A. i, and part B. i, and part B. ii, calculate the numerical speed up percentage if you are executing the instruction shc on a 3-Bus system over the case of executing the same instruction using a 2-Bus system? (8 marks)

2-bus

$$\begin{aligned} ET &= IC + \underline{CPI} \times \tau \\ &= 1 + 11 \times 32 \\ &= 352 \end{aligned}$$

3-bus

$$\begin{aligned} ET &= IC + CPI \times \tau \\ &= 1 + 10 \times 35 \\ &= 350 \end{aligned}$$

$$\text{speed up} = \frac{\text{max} - \text{min}}{\text{min}} \times 100$$

$$= \frac{352 - 350}{350} \times 100$$

$$= 0.57\%$$

$\frac{1}{n-1}$

7

* Assume IC (instruction counter) = 1

* Assume n in 3bus = (00101)
= 5

- iv. Assume that there is extra three clock cycles are required in case of using a 2-Bus system to read from the memory, recalculate part iii using this assumption? (8 marks)

$$\text{CPI in 2bus} = 11 + 3 \text{ more} = 14$$

2-bus

$$\begin{aligned} ET &= IC \times CPI \times T \\ &= 1 \times 14 \times 32 \\ &= 448 \end{aligned}$$

X

3bus

$$\begin{aligned} ET &= IC \times CPI \times T \\ &= 1 \times 10 \times 35 \\ &= 350 \end{aligned}$$

$$\text{Speed UP} = \frac{\text{max} - \text{min}}{\text{min}} \times 100$$


$$= \frac{448 - 350}{350} \times 100 = 28\%$$



Q2: Answer the following questions:


- i. Implement the control signals Grc, Rout, and Ld in the following step of shr operation using 1-Bus system. Assume all required logic gates. (8 marks)

	Instruction	Control Signals
T ₄	$n \neq 0 \rightarrow (n \leftarrow R[rc] \ll 4 \dots 0);$	$n \neq 0 \rightarrow (Grc, Rout, Ld)$



7

- ii. The instruction $PC \leftarrow PC + N$, what are the two factors deciding the value of N? (4 marks)



8

iii. Assume that we do not have the bank of register in the 1-Bus system. Discuss if this may be cause any problem or not? (6 marks)

bank of register is Cache memory

- the speed of CPU is very very high and the speed of memory is slow if CPU match speed of memory (don't use the bank of register) this will slow down the processor

So we use the cache to solve this problem we should use hierarchy (step by step) to communicate



6